FPGA designs for avionics applications are increasingly employing high speed interface buses to deliver greater performance. If the application is safety-critical, verifying the design for certification purposes is challenging. Krzysztof Szczur explains how transaction-level modelling helps.

To view this article, please click here for the pdf.

Alternatively, please visit www.electronicsweekly.com